Showing posts with label BEL Exam Preparation. Show all posts
Showing posts with label BEL Exam Preparation. Show all posts

Friday, June 17, 2011

Notes Bel Sample Paper| preparation material for computer Science students-Part 4/June 2011

Published by Roma Rahul Gupta for Jobs_For_Everyone
 Notes Bel Sample Paper| preparation material for computer Science students-Part 4

Today I am going to post Questions on Data Structure.
Let's Start preparation for BEL_Exam26 june 2011_CS
Guys, As we all know that BEL is going to take test on 26 june 2011.
I have already  posted Bel Sample Paper| questions on COMPILER DESIGN , Digital Electronics and COMPUTER NETWORK lastly.
Bel Sample Paper|Data Structure
1.In worst case Quick Sort has order
(A) O (n log n) (B) O (n2/2)
(C) O (log n) (D) O (n2/4)

Answer:B) O (n2/2)
Explanation:Read about Quick Sort
2.A full binary tree with n leaves contains
(A) n nodes. (B) log n 2 nodes.
(C) 2n –1 nodes. (D) n 2 nodes.
Answer:(C) 2n –1 nodes.
Explanation:Read about full binary tree
3.The smallest element of an array’s index is called its
(A) lower bound. (B) upper bound.
(C) range. (D) extraction.
Answer:(A) lower bound.

4.The data structure required for Breadth First Traversal
(A) queue (B) stack
(C) array (D) tree

Answer:(A) queue
5.The number of leaf nodes in a complete binary tree of depth d is
(A) 2d (B) 2d–1+1
(C) 2d+1+1 (D) 2d+1
Answer:(A) 2d
KEEP READING !!!!
MORE QUESTIONS FROM DIFFERENT SUBJECTS WILL POST IN  ANOTHER POST.

If you like my work please don't forget to give comments.

Thursday, June 16, 2011

Notes Bel Sample Paper| preparation material for computer Science students-Part 3/June 2011

Published by Roma Rahul Gupta for Jobs_For_Everyone
 Notes Bel Sample Paper|preparation material for computer Science students-Part 3

Today I am going to post Questions on Digital Electronics.
Let's Start preparation for BEL_Exam26 june 2011_CS
Guys, As we all know that BEL is going to take test on 26 june 2011.
I have posted Bel Sample Paper|questions on COMPILER DESIGN and COMPUTER NETWORK lastly.

Bel Sample Paper|Digital Electronics
1.The NAND gate output will be low if the two inputs are
(A) 00 (B) 01
(C) 10 (D) 11

Answer:
(D) 11
Explanation:The NAND gate output will be low if the two inputs are 11
X(Input) Y(Input) F(Output)
0 0 1
0 1 1
1 0 1
1 1 0

2.The decimal equivalent of hex number 1A53 is
(A) 6793 (B) 6739
(C) 6973 (D) 6379

Answer:(B) 6739
Explanation:The decimal equivalent of Hex Number 1A53 is 6739
(Conversion from Hex Number to Decimal Number is given below)
1 A 5 3 Hexadecimal
16³ 16² 16¹ 16° Weights
(1A53)16 = (1X16³) + (10 X 16²) + (5 X 16¹) + (3 X 16ยบ)
= 4096 + 2560 + 80 + 3
= 6739

3.The Gray code for decimal number 6 is equivalent to
(A) 1100 (B) 1001
(C) 0101 (D) 0110

Answer:(C) 0101
Explanation:The Gray code for decimal number 6 is equivalent to 0101
(Decimal number 6 is equivalent to binary number 0110)
0 1 1 0 changed as gray code:0 1 0 1

4.The digital logic family which has minimum power dissipation is
(A) TTL (B) RTL
(C) DTL (D) CMOS

Answer:(D) CMOS
Explanation:(CMOS being an unipolar logic family, occupy a very small fraction of silicon Chip area)

5.The 2’s complement of the number 1101101 is
(A) 0101110 (B) 0111110
(C) 0110010 (D) 0010011

Answer:(D) 0010011
Explanation:The 2’s complement of the number 1101101 is 0010011
(1’s complement of the number 1101101 is 0010010
2’s complement of the number 1101101is 0010010 + 1 =0010011)

6.Which of the following is the fastest logic
(A) TTL (B) ECL
(C) CMOS (D) LSI

Answer:(B) ECL
Explanation:ECL is the fastest logic family of all logic families.
(High speeds are possible in ECL because the transistors are used in difference
amplifier configuration, in which they are never driven into saturation and thereby the storage time is eliminated.

7.Which of the memory is volatile memory
(A) ROM (B) RAM
(C) PROM (D) EEPROM

Answer
:(B) RAM
Explanation:RAM is a volatile memory
(Volatile memory means the contents of the RAM get erased as soon as the power
goes off.)

8.In a JK Flip-Flop, toggle means
(A) Set Q = 1 and Q = 0.
(B) Set Q = 0 and Q = 1.
(C) Change the output to the opposite state.
(D) No change in output.

Answer:(C) Change the output to the opposite state.
Explanation:In a JK Flip-Flop, toggle means Change the output to the opposite state.

9.In digital ICs, Schottky transistors are preferred over normal transistors because of their
(A) Lower Propagation delay. (B) Higher Propagation delay.
(C) Lower Power dissipation. (D) Higher Power dissipation.

Answer
:(A) Lower Propagation delay
Explanation: Lower propagation delay as shottky transistors reduce the storage time delay by preventing the transistor from going deep into saturation.

10.Which of following are known as universal gates
(A) NAND & NOR. (B) AND & OR.
(C) XOR & OR. (D) None.

Answer:
(A) NAND & NOR.
Explanation:NAND & NOR are known as universal gates, because any digital circuit can be realized completely by using either of these two gates.
KEEP READING !!!!
MORE QUESTIONS FROM DIFFERENT SUBJECTS WILL POST IN  ANOTHER POST.

If you like my work please don't forget to give comments.

Wednesday, June 15, 2011

Notes Bel Sample Paper | preparation material for computer Science students-Part 2/June 2011

Published by Roma Rahul Gupta for Jobs_For_Everyone
 Notes Bel Sample Paper|preparation material for computer Science students-Part 2

Today I am going to post Questions on Computer Network.
Let's Start prepartion for BEL_Exam26 june 2011_CS
Guys, As we all know that BEL is going to take test on 26 june 2011.
I have posted questions on COMPILER DESIGN lastly.

Bel Sample Paper|Computer Network
1.Which Layer is not present in TCP/ IP model?
(A)Application Layer (B)Internet Layer
(C)Transport Layer (D)Presentation Layer

Answer:(D)Presentation Layer
Explanation:Presentation layer is not present in TCP/ IP Model.

2.Address 192.5.48.3 belongs to
(A) class A (B)class B
(C) class C (D)class D

Answer:(C) class C
Explanation: Class Address
A 0.0.0.0 - 127.255.255.255
B 128.0.0.0 - 191.255.255.255
C 192.0.0.0 - 223.255.255.255
Therefore, Address 192.5.48.3 belongs to class C.

3.FDDI (Fiber Distr ibuted Data Interconnect) is an example of
(A) token ring (B) token bus
(C) star topology (D) multipoint network

Answer:A) token ring

4.In cyclic redundancy checking CRC is the
(A) divisor (B) quotient
(C) dividend (D) remainder

Answer:(D) remainder
Explanation:The quotient of a division is not important, and not efficient to remember,because that would be only a couple of bits less than the bitstring where you wanted to calculate the CRC from. What IS important is the remainder! That's the thing that says something important over about the original file. That's
basically the CRC!

5.UDP (User Diagram Protocol) is
(A)Connectionless (B)Message Oriented
(C) Connection oriented (D) Both(A)and(B)

Answer: (D) Both(A)and(B)
Explanation:UDP (User Datagram Protocol): UDP is a thin and unreliable protocol. UDP is a connectionless protocol. It doesn't contact the destination before sending the packet and doesn't care whether the packet is reached at the destination.

6.ATM is an example of
(A) Ring topology (B) Star topology
(C) Bus topology (D) None of the above

Answer: (B) Star topology
Explanation:STAR Topology: In the star network all the computers and other network devices connected with central Device called HUB or SWITCH. Each connected require a single cable to connected to HUB. Creating point to point connection between hub or network device. Example Is ATM.

7.A Network uses a star topology if
(A) Computers are arranged in a closed loop.
(B) All computers attach to a central point.
(C) All computers attach to a single long cable.
(D) Computers attach to multiple hierarchical cables.

Answer: (B)
All computers attach to a central point
Explanation:STAR Topology: In the star network all the computers and other network devices connected with central Device called HUB or SWITCH. Each connected require a single cable to connected to HUB. Creating point to point connection between hub or network device.

8.Which Layer is not present in TCP/ IP model?

(A) Application Layer (B) Internet Layer
(C) Transport Layer (D) Presentation Layer

Answer: (D) Presentation Layer
Explanation:TCP/IP model has four layers i.e.Application Layer,Transport Layer,Internet Layer,Network Access Layer

9.Start and stop bits are used in serial communication for
(A) Error Detection (B) Error Correction
(C) Synchronization (D) Slowing down the communication

Answer:(C) Synchronization
Explanation:Serial communication is often used either to control or to receive data from an embedded microprocessor. Serial communication is a form of I/O in which the bits of a byte begin transferred appear one after the other in a timed sequence on a single wire. Serial communication has become the standard for intercomputer communication. Each byte is preceded by a start bit and followed by one stop bit. The start and stop bits are used to synchronize the serial receivers. The data byte is always transmitted least-significant-bit first. For error checking it is possible to include a parity bit as well, just prior to the stop bit. The bits are transmitted at specific time intervals determined by the baud rate of the serial signal. The baud rate is the reciprocal of the time to send 1 bit. Error-free serial communication requires that the baud rate, number of data bits, number of stop bits, and presence or absence of a parity bit be the same at the transmitter and at the receiver.

10.The network topology that supports bi-directional links between each possible node is
(A)Ring (B)star
(C) Tree (D) Mesh


Answer:(D) Mesh
KEEP READING !!!!
MORE QUESTIONS FROM DIFFERENT SUBJECTS WILL POST IN  ANOTHER POST.

If you like my work please don't forget to give comments.

Tuesday, June 14, 2011

Notes Bel Sample Paper| EXAM Preparation Material for computer Science students-Part 1/June 2011

Published by Roma Rahul Gupta for Jobs_For_Everyone
 Notes Bel Sample Paper|preparation material for computer Science students-Part 1

Let's Start prepartion for BEL_Exam26 june 2011_CS
Guys, As we all know that BEL is going to take test on 26 june 2011.
There are 150 questions...120 for technical and 30 for Aptitude.
Time duration is 2:30.Negative marking is also there.

Questions with solutions on the following subjects:-
1.Operating System
2.Computer Network
3.Compiler Design
4.Theory of computation & Automata
5.Database management system
6.Programming skills
7.Data structure
8.Computer Architecture and Organisation(CAO)
9.Digital Electronics.


Bel Sample Paper|Compiler Design
i)Which Compiler is used for transporting a compiler of a language to a new machine?
a)Compiler-compiler b)Incremental Compiler
c)Cross Compiler d)Booting Compiler

Answer: Cross Compiler
Explanation:
Compilers are of two kinds: native and cross .

Native compilers are written in the same language as the target language. For example, SMM is a compiler for the language S that is in a language that runs on machine M and generates output code that runs on machine M.

Cross compilers are written in different language as the target language. For example, SNM is a compiler for the language S that is in a language that runs on machine N and generates output code that runs on machine M.
ii) The number of tokens in the Fortran statement DO 10 to I=1.25 is
a)3 b)4 c)5 d)None of these

Answer: c)5
Explanation:There are 5 tokens
"DO", "10" , "I", "=", "1.25"

iii)Which one of the following is a top-down parser?
a)Recursive descent parser b)Operator precedence parser
c)LR(k) parser d)LALR(k) parser

Answer: a)Recursive Descent parser
Explanation:
Top-down parser:
# Recursive descent parser
# LL parser (Left-to-right, Leftmost derivation)
# Earley parser

Bottom-Up parser:
* Precedence parser
a) Operator-precedence parser
b)Simple precedence parser
* BC (bounded context) parsing
* LR parser (Left-to-right, Rightmost derivation)
a) Simple LR (SLR) parser
b)LALR parser
c)Canonical LR (LR(1)) parser
d)GLR parser
* CYK parser

iv)Incremental Compiler
a)is written in same language as source language
b)is written in different language as source language
c)generate object code on its host machine
d)that allows modified portion of program to recompile.

Answer:d)that allows modified portion of program to recompile.
Explanation:The Incremental compiler operates on an incremental basis, line-by-line, so if only one line is changed in an edit session, then only that line need be recompiled so that no other code is affected.

v)Which of the following is most general phase structured grammar?

(A) Context – Sensitive B) Regular
(C) Context – Free (D) None of the above
Ans: (A)Context – Sensitive

Vi)Recognition of basic syntactic constructs through reductions, this task is performed
by
A)Lexical Analysis B)Semantic Analysis C)Syntax Analysis D)Structure Analysis

Answer:C)Syntax Analysis
Explanation:
Lexical analysis is the process of identifying the words from an input string of characters, which may be handled more easily by a parser. These words must be separated by some predefined delimiter or there may be some rules imposed by the language for breaking the sentence into tokens or words which are then passed on to the next phase of syntax analysis.

Semantic analysis is the process of examining the statements and to make sure that they make sense. During the semantic analysis, the types, values, and other required information about statements are recorded, checked, and transformed appropriately to make sure the program makes sense. Ideally there should be no ambiguity in the grammar of the language. Each sentence should have just one meaning.

Syntax analysis (also called as parsing) is a process of imposing a hierarchical (tree like) structure on the token stream. It is basically like generating sentences for the language using language specific grammatical rules as we have in our natural language

Vii)A grammar for a programming language is a formal description of
A) Syntax (B) Semantics
(C) Structure (D) Code
Answer:C)Structure

Viii)Which of the following are language processors?
(A) Assembler (B) Compiler
(C) Interpreter (D) All of the above
Answer: (D)All of the above

Ix)Relocation bits used by relocating loader are specified by
(A) Relocating loader itself (B) Assembler or Translator
(C) Macro processor (D) Both (A) and (B)
Answer: (B)

x)An assembler is
(A) programming language dependent.
(B) syntax dependant.
(C) machine dependant.
(D) data dependant.
Answer: (C)

KEEP READING !!!!
MORE QUESTIONS FROM DIFFERENT SUBJECTS WILL POST IN  ANOTHER POST.

If you like my work please don't forget to give comments.